A unique requirement of flexible electronic systems is the need to simultaneously optimize their electrical and mechanical performance. Amorphous InGaZnO thin-film transistors (TFTs) fabricated on free-standing large-area plastic substrates address this issue by providing a carrier mobility >10 cm 2 /Vs, and bendability down to radii as small as 25 μm. At the same time, limitations such as a constrained minimum lateral feature size, the lack of appropriate p-type materials, or the influence of strain have to be considered when designing circuits. Here, models describing the scaling and bending behavior of flexible InGaZnO TFTs, together with the design of strain insensitive circuits operating at megahertz frequencies are presented.
I. SUMMARY AND MOTIVATION
A unique requirement of flexible electronic systems is the need to simultaneously optimize their electrical and mechanical performance. Amorphous InGaZnO thin-film transistors (TFTs) fabricated on free-standing large-area plastic substrates address this issue by providing a carrier mobility >10 cm 2 /Vs, and bendability down to radii as small as 25 μm. At the same time, limitations such as a constrained minimum lateral feature size, the lack of appropriate p-type materials, or the influence of strain have to be considered when designing circuits. Here, models describing the scaling and bending behavior of flexible InGaZnO TFTs, together with the design of strain insensitive circuits operating at megahertz frequencies are presented.
II. INTRODUCTION
Flexible, unobtrusive and cheap sensor devices fabricated on imperceptible substrates and combined with everyday objects, are the next major milestone for smart assistance systems and healthcare products [1] [2] [3] . Besides sensors, flexible conditioning circuits and data transceivers are needed to enable such applications. In this context, amorphous InGaZnO (IGZO) TFTs have been identified as a promising technology to fabricate flexible electronics [4] . This is due to the good electrical properties of IGZO [5] , and its ability to be deposited on a variety of deformable but temperature sensitive substrates [6, 7] . At the same time, the use of flexible substrates can lead to strain induced performance variations and imposes limitations on the fabrication process, which limits the circuit complexity. All this has to be considered when designing flexible circuits.
III. RESULTS AND METHODOLOGY
The TFTs shown here are fabricated on free-standing 50 μm thick polyimide using UV lithography. 
A. Mechanical strain
Minimizing the impact of mechanical deformation is of primary importance when dealing with flexible circuits.
Figs. 2a and 2b show a bending test and the parameter shifts caused by strain parallel to the channel. Tensile strain increases μFE and decreases VTH, while compressive strain has the opposite effect [8] . These shifts are reversible, but excessive stain beyond ≈0.7% tensile or ≈2.2% compressive (bending radii of 3.5 mm and 1.1 mm, respectively [9] ) cause cracks and permanently destroys the devices. Although the tolerable tensile strain and minimum bending radius can be improved to 1.7% and 25 μm by using encapsulation layers [10] , thin substrates [11] , or ductile materials [12] , circuits have to consider bending effects. Therefore a SPICE level 61 transistor model was modified to simulate the influence of strain [13] .
In particular for digital circuits where the output voltage depends on the transconductance ratio between multiple TFTs 978-1-5386-9304-9/19/$31.00 ©2019 IEEE parallel alignment of all TFTs is essential. This ensures that bending alters the performance of all TFTs in the same way, and is illustrated in Fig. 2c [14] . Contrarily, if the output current of a single TFT has to be independent of strain, an active feedback, adjusting the gate voltage can be used [13] . Fig. 2d shows that, such circuits can nearly completely eliminate the strain dependency. However, this circuitry (inset of Fig. 2d ) requires additional chip area for less strain sensitive passive components, and increases the power consumption by 4.7%.
B. Scaling and AC performance
The transit frequency (fT) can be used to quantify the speed of a TFT, through the unity current gain frequency as shown in Fig. 3a . Traditionally, fT is inversely proportional to the square of the channel length (LCH). However, for flexible circuits the device fabrication on free-standing plastic foils causes expansion and contraction of the substrate. A typical 7×7 cm 2 polyimide substrate deforms by ≈25 μm [15] Consequently, this limits the minimum feature size, and requires alignment tolerances which in turn influence the parasitic capacitance and contact resistance in the TFTs. It was found that this behaviour can be modelled using the following equation [16] :
Eq. 1 depends on the normalized ideal transconductance of an IGZO TFT gm0, the gate insulator capacitance Cox, the gate to source/drain overlap LOV, and the LOV dependent contact resistance ℜ { }. The first term of (1) represents the ideal fT.
The following two terms are penalty factors for the overlap capacitance and contact resistance. Fig. 3b validates this model and illustrates the saturating scaling behaviour of these TFTs. However, 0.5 μm short TFTs demonstrated an fT of 135 MHz, and a maximum frequency of oscillation >300 MHz [17] .
C. Simulation and circuit design
Finally, the design process of flexible IGZO circuits itself has to consider the fact that no p-type oxide semiconductor with performance comparable to IGZO is available. This requires the design of circuits with NMOS [18] , or pseudo-CMOS [19] topology. Furthermore, models to simulate analog IGZO TFT based circuits are required. Fig. 4a shows the measured drain current versus gate-source voltage and compares it to the current predicted by a bespoke compact thin-film transistor model [20] . This model builds on the RPI-aTFT model (Rensselaer Polytechnic Institute model for amorphous silicon TFT) [21] , which was improved over the standard model by adding equations and parameters to enhance the prediction accuracy for IGZO TFTs. It also uses binning to enable the modelling of the non-monotonic channel length dependent threshold voltage of the a-IGZO TFTs. The model matches the measurement for a wide range of VGS and VDS values, especially all regions relevant for typical RF circuit design.
To illustrate the capabilities of the presented devices and models, the simplified circuit schematic and a die micrograph of a Cherry-Hooper amplifier with source follower feedback (M3) and source follower output buffer (M4, RS4) are shown in Figs. 4b and 4c. This topology was chosen because it results in a high gain-bandwidth product (GBWP). The amplifier provides a voltage gain of 9.5 dB and a GBWP of 7.2 MHz from a 6 V supply, while consuming 6 mW of power. Fig. 4d compares the measured and simulated voltage gain, showing a good agreement between simulation and measurement. 
